


Uva Wellassa University, Sri Lanka
Faculty of Science & Technology
Computer Science & Technology Degree Program
2nd Semester Examination August/September-2011
CST 303-2 Computer Systems Architecture (Repeat)



Time: Two (02) Hours

Total four (04) Questions

Answer All Questions

Each question carries 25 marks.

- (1) a. Define the term Computer Architecture . (5 marks)
- b. What is the main difference between the responsibilities of a hardware designer and a computer architect? (5 marks)
- c. Briefly explain the Stored Program Principal in Von Neumann Architecture. (5 marks)
- d. The Modern Computer incorporates aspects of both Harvard Architecture and Von Neumann Architecture. Comment on this statement with examples. (5 marks)
- e. Briefly explain the Fetch – Decode – Execution cycle in stepwise. (5 marks)
- (2) a. Represent the number 125_{10} using the following representation methods. (3 marks)
 - i. IEEE Floating Point (FP) representation
 - ii. Binary Coded Decimal(BCD)
 - iii. Excess-3 Code
- b. Perform the following conversions. (6 marks)
 - i. $1011101.11011_2 \Rightarrow$ Octal
 - ii. $14.625_{10} \Rightarrow$ Binary
 - iii. $634_8 \Rightarrow$ Hexa-decimal
- c. i. Briefly explain the difference between analog signals and digital signals. (4 marks)
ii. What are the advantages of using digital signals than using analog signals to transmit data in computers?
- d. Define the following terms related to the performance of a computer system. (6 marks)
 - i. Throughput
 - ii. Bandwidth
 - iii. Latency

- e. We wish to compare the performance of two different computers: M1 and M2. The following measurements have been made on these computers: (6 marks)

Program	Time on M1	Time on M2
1	2.0 seconds	1.5 seconds
2	5.0 seconds	10.0 seconds

Which computer is faster for each program, and how many times as fast is it?

- (3) a. Briefly explain the pipelining technique in modern computers by using a suitable example. (3 marks)
- b. i. What is the reason of introducing the logical memory addresses in 8086 microprocessor architecture? (4 marks)
- ii. During execution of a program, the SS contains 04500H, DS contains 05000H, CS contains 05500H and IP contains 0050H. Calculate the physical address for the next instruction to be executed in the program.
- c. The following is a part of the data segment during the execution of a program in Intel 8086. Answer the following questions based on this data segment. (10 marks)

Offset	
5509H	2C
5508H	10
5507H	22
5506H	B3
5505H	37
5504H	A2
5503H	FF
5502H	25
5501H	6A
5500H	34

- i. Using the Indirect memory addressing mode, increase the value stored at offset 5501H by 4.

- ks)
- ii. For each of the following determine the value of each operand (in hexadecimal format) after execution of the instructions.

Assume that BX = 5505H

1. INC BX
2. MOV AX, WORD PTR[BX]
3. SUB BX, 0002H
MOV AX, 10H
ADD AX, WORD PTR[BX+3]

- arks
- iii. Write only the necessary instructions to add the values from offsets 5502H to 5503H and store the result at the offset 5504H.

arks

Hint - The resultant sum is a value greater than 255 and less than 65535.

- arks
- iv. Assume that a five-element word array (named ARR) is defined at the offset 5505H. Using the Indexed memory addressing mode divide 2nd element of array by 4th element and stores the quotient part at the offset 5500H and remainder at the offset 5501H. Write only necessary instructions that should come under the code segment.

- arks
- d. Briefly explain the use of having stack memory segment. What is the use of IRET (4 marks) instruction?

- e. The service 40H of the DOS interrupt 21H can be used to print a set of characters (4 marks) through a printer, if the following settings are made.

BX = 04H

CX = Number of characters to be printed.

DX = Offset of the character string

Write only necessary instructions to invoke the above service and to print the following character string.

CSTRING DB 'Testing the Printer'

(4) a. Briefly explain the difference between static RAMs and dynamic RAMs. (4 marks)

b. A cache memory is referencing five memory blocks, A, B, C, D and E, in the following order: (10 marks)

A; B; D; C; A; E; B; C; B; D; A; E;

Assuming that the cache memory can only store three memory blocks at a given time, draw the content of the cache memory during each reference if least recently used replacement algorithm is used.

c. What is the purpose of having a virtual memory in a computer system? (4 marks)

d. What is a Protocol in terms of I/O subsystem? (3 marks)

e. Compare and contrast Programmed I/O control method and Interrupt-Driven I/O control method. (4 marks)

-----END-----